Skip to content
Chips and Cheese
Chips and Cheese
The Devil is in the Details
  • Home
  • Memory Bandwidth Data
  • Memory Latency Data
  • Memory Latency Test
  • Privacy Policy
  • About
  • Contact

Author: clamchowder

RDNA 4’s “Out-of-Order” Memory Accesses

March 23, 2025 clamchowder 1 Comment

AMD’s RDNA 4 brings a variety of memory subsystem enhancements. Among those, one slide stood out because it dealt with…

Continue Reading →

Looking Ahead at Intel’s Xe3 GPU Architecture

March 19, 2025 clamchowder 1 Comment

Intel’s foray into high performance graphics has enjoyed impressive progress over the past few years, and the company is not…

Continue Reading →

Raytracing on Intel’s Arc B580

March 14, 2025 clamchowder Leave a comment

Edit: The article originally said Intel’s BVH nodes were 4-wide, based on a misreading of QuadLeaf. After inspecting Intel compiler…

Continue Reading →

Zen 5’s AVX-512 Frequency Behavior

February 28, 2025 clamchowder 1 Comment

Zen 5 is AMD’s first core to use full-width AVX-512 datapaths. Its vector execution units are 512 bits wide, and…

Continue Reading →

Intel’s Battlemage Architecture

February 10, 2025 clamchowder Leave a comment

Intel’s Alchemist architecture gave the company a foot in the door to the high performance graphics segment. The Arc A770…

Continue Reading →

Alibaba/T-HEAD’s Xuantie C910

February 3, 2025 clamchowder Leave a comment

T-HEAD is a wholly owned subsidiary of Alibaba, one of China’s largest tech companies. Over the past few years, T-HEAD…

Continue Reading →

A RISC-V Progress Check: Benchmarking P550 and C910

January 30, 2025 clamchowder Leave a comment

RISC-V has seen a flurry of activity over the past few years. Most RISC-V implementations have been small in-order cores.…

Continue Reading →

Inside SiFive’s P550 Microarchitecture

January 26, 2025 clamchowder 1 Comment

RISC-V is a relatively young and open source instruction set. So far, it has gained traction in microcontrollers and academic…

Continue Reading →

Disabling Zen 5’s Op Cache and Exploring its Clustered Decoder

January 23, 2025 clamchowder Leave a comment

Zen 5 has an interesting frontend setup with a pair of fetch and decode clusters. Each cluster serves one of…

Continue Reading →

Sizing up MI300A’s GPU

January 20, 2025 clamchowder, Cheese, Neggles Leave a comment

AMD’s Instinct MI300A is a giant APU, created by swapping out two GPU chiplets (XCDs) for three CPU chiplets (CCDs).…

Continue Reading →

Post navigation

Page 4 of 21
← Previous 1 … 3 4 5 … 21 Next →
  • Patreon
  • Twitter
  • Mastodon
  • GitHub
  • Link
  • Link

Archives

  • January 2026
  • December 2025
  • November 2025
  • October 2025
  • September 2025
  • August 2025
  • July 2025
  • June 2025
  • May 2025
  • April 2025
  • March 2025
  • February 2025
  • January 2025
  • December 2024
  • November 2024
  • October 2024
  • September 2024
  • August 2024
  • July 2024
  • June 2024
  • May 2024
  • April 2024
  • March 2024
  • February 2024
  • January 2024
  • December 2023
  • November 2023
  • October 2023
  • September 2023
  • August 2023
  • July 2023
  • June 2023
  • May 2023
  • April 2023
  • March 2023
  • February 2023
  • January 2023
  • December 2022
  • November 2022
  • October 2022
  • September 2022
  • August 2022
  • July 2022
  • June 2022
  • May 2022
  • April 2022
  • March 2022
  • February 2022
  • January 2022
  • December 2021
  • November 2021
  • October 2021
  • September 2021
  • August 2021
  • July 2021
  • June 2021
  • May 2021
  • April 2021
  • March 2021
  • February 2021
  • January 2021
  • December 2020
Privacy Policy
Copyright © 2026 Chips and Cheese
Chips and Cheese
Privacy Policy / Proudly powered by WordPress Theme: Primer.
 

Loading Comments...