Skip to content
Chips and Cheese
Chips and Cheese
The Devil is in the Details
  • Home
  • Memory Bandwidth Data
  • Memory Latency Data
  • Memory Latency Test
  • Privacy Policy
  • About
  • Contact

Author: clamchowder

Inside the AMD Radeon Instinct MI300A’s Giant Memory Subsystem

January 18, 2025 clamchowder Leave a comment

AMD acquired ATI in 2006, hoping ATI’s GPU expertise would combine with AMD’s CPU know-how to create integrated solutions worth…

Continue Reading →

Digging into Driver Overhead on Intel’s B580

January 7, 2025 clamchowder Leave a comment

Hardware Canucks recently found that Intel’s new B580 GPU suffered when paired with older, weaker CPUs. When paired with the…

Continue Reading →

Analyzing Lion Cove’s Memory Subsystem in Arrow Lake

January 5, 2025 clamchowder 1 Comment

A CPU core can perform very differently depending on the platform it’s deployed in. That was on full display with…

Continue Reading →

Skymont in Desktop Form: Atom Unleashed

December 20, 2024 clamchowder Leave a comment

Skymont is Intel’s newest E-Core architecture. E-Cores trace their lineage to low power and low performance Atom cores of long…

Continue Reading →

Turning off Zen 4’s Op Cache for Curiosity and Giggles

December 10, 2024 clamchowder Leave a comment

CPUs start executing instructions by fetching those instruction bytes from memory and decoding them into internal operations (micro-ops). Getting data…

Continue Reading →

Examining Intel’s Arrow Lake, at the System Level

December 4, 2024 clamchowder Leave a comment

Arrow Lake is the codename for Intel’s newest generation of high performance desktop CPUs. Its highest end offering, the Core…

Continue Reading →

AMD Disables Zen 4’s Loop Buffer

November 30, 2024 clamchowder 1 Comment

A loop buffer sits at a CPU’s frontend, where it holds a small number of previously fetched instructions. Small loops…

Continue Reading →

Pushing AMD’s Infinity Fabric to its Limits

November 24, 2024 clamchowder Leave a comment

I recently wrote code to test memory latency under load, seeking to reproduce data in various presentations with bandwidth on…

Continue Reading →

Broadwell’s eDRAM: VCache before VCache was Cool

November 1, 2024 clamchowder Leave a comment

Up to Haswell’s 2013 release, Intel’s “tick-tock” strategy seemed unstoppable. Broadwell sought to continue Intel’s juggernaut by porting Haswell to…

Continue Reading →

Running SPEC CPU2017 on Chinese CPUs, and More

October 18, 2024 clamchowder Leave a comment

SPEC CPU2017 is an industry standard benchmark suite. OEMs use it to set performance expectations for their systems, and CPU…

Continue Reading →

Post navigation

Page 5 of 21
← Previous 1 … 4 5 6 … 21 Next →
  • Patreon
  • Twitter
  • Mastodon
  • GitHub
  • Link
  • Link

Archives

  • January 2026
  • December 2025
  • November 2025
  • October 2025
  • September 2025
  • August 2025
  • July 2025
  • June 2025
  • May 2025
  • April 2025
  • March 2025
  • February 2025
  • January 2025
  • December 2024
  • November 2024
  • October 2024
  • September 2024
  • August 2024
  • July 2024
  • June 2024
  • May 2024
  • April 2024
  • March 2024
  • February 2024
  • January 2024
  • December 2023
  • November 2023
  • October 2023
  • September 2023
  • August 2023
  • July 2023
  • June 2023
  • May 2023
  • April 2023
  • March 2023
  • February 2023
  • January 2023
  • December 2022
  • November 2022
  • October 2022
  • September 2022
  • August 2022
  • July 2022
  • June 2022
  • May 2022
  • April 2022
  • March 2022
  • February 2022
  • January 2022
  • December 2021
  • November 2021
  • October 2021
  • September 2021
  • August 2021
  • July 2021
  • June 2021
  • May 2021
  • April 2021
  • March 2021
  • February 2021
  • January 2021
  • December 2020
Privacy Policy
Copyright © 2026 Chips and Cheese
Chips and Cheese
Privacy Policy / Proudly powered by WordPress Theme: Primer.
 

Loading Comments...